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ABSTRACT 
 
 
 
Design of Compact Frequency Synthesizer for Self-Calibration in RF Circuits. 
(August 2004) 
Sanghoon Park, B.S., Korea University, Seoul, Republic of Korea 
Chair of Advisory Committee: Dr. Aydin Ilker Karsilayan 
 
 
 
A compact frequency synthesizer based on a phase locked loop (PLL) is 
designed for the self-calibration in RF circuits. The main advantage of the presented 
frequency synthesizer is that it can be built in a small silicon area using MOSFET 
interface trap charge pump (ITCP) current generators. The ITCP current generator 
makes it possible to use small currents at nano-ampere levels so that small capacitances 
can be used in the loop filter. A large resistance, which is required to compensate for the 
reduced capacitances, is implemented using an operational transconductance amplifier 
(OTA). An ITCP current generator is used as a tail current source for the OTA in order 
to realize a small transconductance. The presented frequency synthesizer has the output 
frequency range from 570 MHz to 600 MHz with a 100 KHz frequency step. Total 
silicon area is about 0.3 mm2 using AMIS 0.5 µm CMOS technology, and the power 
consumption is 26.7 mW with 3 V single power supply. 
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CHAPTER I 
 
INTRODUCTION 
1. INTRODUCTION 
1.1 Motivation 
 
A frequency synthesizer is a system which has the ability to generate a precise 
frequency within a specific frequency range. Frequency synthesizers based on phase 
lock loops (PLL) are the most popular because of their accurate controllability, where 
the output frequency is a multiple of the reference frequency controlled by external 
inputs. The output frequency, fOUT, of a frequency synthesizer can be given as: 
 
 OUT O STEPf f k f= + ⋅  (1-1) 
 
where fO is the lower end of the range, k is the divider ratio, and fSTEP is the frequency 
step. Smaller fSTEP increases the resolution of the output frequency, and the total number 
of output frequencies is defined by k. 
The presented frequency synthesizer is targeted for the self-calibration of RF 
circuits [1]-[3], and for the built-in test circuits [4]-[6]. However, frequency synthesizers 
are complex and sophiscated systems and usually require large chip area and external 
____________ 
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passive components. Therefore it is not easy to integrate the frequency synthesizer with 
other circuitry. 
All the PLL based frequency synthesizer structures have a filter and one of the 
most area consuming parts is the passive capacitor in the filter. Since one of the main 
roles of the capacitor is to convert a current signal into a voltage signal, it is possible to 
scale the capacitance down by using a small current by: 
 
 IN
OUT
IV
sC
=  (1-2) 
 
where IIN is the input current, C is the capacitance in the filter, and VOUT is the converted 
output voltage. For example, if 1 KV/A is required for IIN/C of Equ. 1-2, 10 µA input 
current with 10 nF capacitance and 10 nA input current with 10 pF capacitance can 
satisfy the requirement. However, the 10 nF and 10 pF capacitances require around 11.3 
mm2 (3.365mm × 3.365mm) and 1.13 × 10-2 mm2 (106 µm × 106 µm) silicon area, 
respectively.  
It is clear that a small current is required to reduce the area which in turn makes it 
easier to place the whole system on one integrated circuit. The presented frequency 
synthesizer focuses on how to make the passive components small enough for the 
integration without sacrificing other characteristics. 
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1.2 Main contributions 
 
A MOSFET interface trap charge pump (ITCP) current generator is used in order 
to control a small current precisely. The interface trap charge of a MOSFET was 
discovered in 1969 [7], and a cascoded complementary structure, which is suitable for 
the analog circuit application, was presented in 2003 [8]-[9].  
Cascoded complementary ITCP current generators enable a small capacitance to 
be used. The reduced capacitance, however, requires a large resistance to keep the zero 
frequency at the same position. Since passive element values in the integrated circuit are 
usually determined by the silicon area, it gives no merit to have a large passive 
resistance instead of the large capacitance. An alternative way to realize the large 
resistance is to use active circuits such as an operational transconductance amplifier 
(OTA) in unity gain feedback configuration, where the equivalent resistance is inversely 
proportional to the transconductance of the OTA. An ITCP current generator is used as a 
tail current source in the OTA so that a very small transconductance can be realized. 
In summary, a very compact frequency synthesizer is designed with the help of 
an ITCP current generator. The ITCP structure is based on the cascoded complementary 
structure proposed in [8], and the active resistor using an OTA is employed to emulate 
the large resistance. 
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CHAPTER II 
 
INTEGER-N FREQUENCY SYNTHESIZER 
8 CONCLUSIONS 
2.1 Integer-N frequency synthesizer architecture 
 
A typical integer-N frequency synthesizer consists of five different blocks: 
phase-frequency detector (PFD), charge pump (CP), loop filter (LF), voltage controlled 
oscillator (VCO), and frequency divider (/M). The block diagram is shown in Fig. 2-1. 
 
REFf OUTf
 
Fig. 2-1. Integer-N frequency synthesizer architecture 
 
The most popular frequency synthesizer structures are direct digital, fractional-N, 
and integer-N synthesizers. Among these alternatives, the integer-N type is the best for 
its small size because its frequency variation step is exactly controlled by the reference 
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input frequency so that no extra circuitry is required for determining its step size. The 
relationship between the reference and output frequency is given by: 
 
 OUT REFf M f= ×  (2-1) 
 
where the integer M can vary from ML to MH. The upper and lower bound of M depend 
on the VCO and frequency divider. Equ. 2-1 implies that the output frequency step is 
exactly the same as the reference frequency, so a smaller reference frequency results in a 
higher resolution synthesizer. However, a smaller reference frequency also makes the 
system slower because the settling time is affected by the loop bandwidth. The 
relationship between the loop bandwidth, nω , and settling time, tS, can be approximately 
expressed by [10]: 
 
 
2
1 ln
| | 1
S
n
kt
Mζω α ζ
⎛ ⎞⎜ ⎟≈ ⎜ ⎟−⎝ ⎠
 (2-2) 
 
where ζ  is the damping ratio, M is the divider ratio, k is the change in divider ratio, and 
α  is the required settling accuracy. The tS is inversely proportional to nω , so increasing 
nω  results in smaller steeling time in Equ. 2-2. However, nω  is limited by the stability 
condition originating from the fact that the frequency synthesizer is the mixed mode 
system.  
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In a typical synthesizer, the divider and PFD are digital blocks, whereas the LF 
and VCO usually consist of analog circuits. So the fact that two different systems are 
mixed in the frequency synthesizer necessitates discrete time analysis for the stability 
check. As the loop bandwidth becomes comparable with the input frequency, the PLL 
suffers from stability problems. F. M Gardner has derived the following stability limit 
based on the reference frequency and loop bandwidth [11]: 
 
 
( )
2
2
1 1
REF
n
REFR C
ωω π ω π< +  (2-3) 
 
where nω  is the loop bandwidth, REFω  is the reference frequency, and R1 and C1 are 
components of the passive LF. Equ. 2-3 indicates the limitation on not only the upper 
bound of the loop bandwidth, but also the time constant of R1 and C1 for the given 
reference frequency [12]. In typical designs, the loop bandwidth should be less than 
approximately one tenth of the reference frequency [10]. 
 
2.2 Phase domain analysis 
 
Another stability condition comes from the fact that an integer-N frequency 
synthesizer has a feedback loop. In case the loop bandwidth meets the stability limit 
described in Equ. 2-3, the feedback stability condition can be investigated through the 
phase domain analysis. The phase domain representation is shown in Fig. 2-2. The 
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combined gain of the PFD and CP is IP/ 2π , and F(s) denotes the LF transfer function. 
The transfer function of the VCO and divider are combined into KVCO/sM. 
 
OUTΦ2
PI
π ( )F s
VCOK
sM−+
+
INΦ
 
Fig. 2-2. Linear modeling of charge pump frequency synthesizer 
 
The loop filter transfer function, F(s), can have various orders and structures to 
make the system have multiple poles and zeros at desirable frequencies. The simplest 
form is the first order loop filter as shown in Fig. 2-3, where IP denotes the charge pump 
current and VCTRL is the VCO control voltage. 
 
C1
R1
IP VCTRL
 
Fig. 2-3. First order loop filter 
 
The transfer function of the first order loop filter is: 
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 1 1
1
1( ) CTRL
P
V sR CF s
I sC
+= =  (2-4) 
 
In Fig. 2-2, the open loop transfer function is: 
 
 1 1
2
1
( 1)( )
2
OUT P VCO
IN
I K sC RH s
s C Mπ
Φ += =Φ  (2-5) 
 
There are two poles at the origin in the open loop transfer function, so at least 
one left half plane zero is needed before the unity gain frequency for a phase margin 
(PM) that will guarantee the stability of the feedback system. A left half plane zero is 
located at: 
 
 
1 1
1
Z R C
ω =  (2-6) 
 
Any charge pump PLL which has the first order loop filter will suffer from a 
critical drawback. In single ended charge pump structure, the resistor in loop filter can 
introduce severe disturbances in the VCO control voltage [11]. Even in steady state, any 
minute non-ideal charge pump current due to the mismatch or charge injection from 
charge pump switching operations will result in significant voltage ripples via the series 
resistor, so the output frequency or phase is corrupted. To mitigate this ripple problem, a 
second capacitance is usually connected from the output of the loop filter to ground, so 
that F(s) becomes a second order loop filter. 
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In case of the second order loop filter, the stability problems become worse. F(s) 
is similar to the Equ. 2-4 except that it has one more pole due to the parallel connected 
C2, which will degrade the phase margin: 
 
 1 1
2
1 1 2
1
1( )
1
sR CF s
CsC sR C
C
+= ⎛ ⎞+ +⎜ ⎟⎝ ⎠
 
(2-7) 
 
Then the open loop transfer function becomes: 
 
 1 1
2 2
1 1 2
1
( 1)( )
2 1
P VCOI K sC RH s
Cs C M sR C
C
π
+= ⎛ ⎞+ +⎜ ⎟⎝ ⎠
 
(2-8) 
 
The second pole of F(s) is located at: 
 
 2 1
2
1 2
1 /
P
C C
R C
ω +=  (2-9) 
 
In order to push the second pole over the unity gain frequency, C2 is usually chosen less 
than 10 % of C1, so P2ω  can be simplified to: 
 
 
2
1 2
1
P R C
ω ≅  (2-10) 
 
The unity gain frequency of the open loop transfer function is [13]: 
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 ( )
( )21 11 2
cos
2 sin
PP VCO
C
Z
I K R C
N C C
φω π φ
⎛ ⎞= ⎜ ⎟+⎝ ⎠
 (2-11) 
 
where ( )1tan /Z C Zφ ω ω−=  and ( )12 2tan /P C Pφ ω ω−= . The open loop phase margin is:  
 
 
1 1
2
2
tan tanC Cm Z P
Z P
ω ωφ φ φ ω ω
− −⎛ ⎞ ⎛ ⎞= − = −⎜ ⎟ ⎜ ⎟⎝ ⎠ ⎝ ⎠
 (2-12) 
 
In case of fREF = 100 KHz, C1 = 12.5 pF, C2 = 0.5 pF, R1 = 22 MΩ , IP = 10 nA, 
and KVCO/M = 140 KHz/V, the zero and second pole are located at 578 Hz and 14.5 KHz, 
respectively. The unity gain frequency and phase margin are 4.54 KHz and 65.4° using 
Equ. 2-11 and 2-12. Fig. 2-4 shows the gain in dB scale and phase response in degrees of 
the open loop transfer function. 
 
 
Fig. 2-4. Gain and phase response of the open loop transfer function 
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The unity gain frequency around 4.5 KHz and the phase margin about 65° 
matches well with the calculation results. In order to meet the stability condition given in 
Equ. 2-3, the unity gain frequency is set to approximately twenty times smaller than the 
reference frequency, where 65° phase margin can guarantee the stability condition of the 
feedback system. The stable step response of the feedback system with 65° phase margin 
is shown in Fig. 2-5, which also compares the step response of the second and third 
order charge pump phase locked loop (CPPLL) in order to check the effect of the second 
capacitor C2 in the LP. 
 
 
Fig. 2-5. Step response of the closed loop PLL 
 
Since C2 has a small value (4% of C1), the second pole of the LF is located at 
much higher frequency than the unity gain frequency. The step response of the 3rd order 
CPPLL shows a little deviation from that of the 2nd order CPPLL. 
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CHAPTER III 
 
INTERFACE TRAP CHARGE PUMP CURRENT GENERATOR 
2 CONCLUSIONS  
3.1 MOSFET interface trap charge pump 
 
MOSFET interface trap charge pump (ITCP) current generators are used to 
implement the charge pump (CP) and the active resistor in the loop filter (LF). A very 
small current can be precisely controlled by using the ITCP circuit. All the required 
information about the MOSFET characteristics in the AMIS 0.5 µm CMOS technology 
follows the data parameters in [8]-[9]. 
The interface trap charge pump is based on the defects in the Si-SiO2 interface of 
a MOSFET. According to the voltage level of the gate pulse, a small portion of the 
electrons under the channel is repeatedly trapped and released. Thus, the averaged 
charge transfer of these trapped charges can be considered an ITCP current. The 
MOSFET configuration as an ITCP circuit and the required condition for gate pulse 
transition level are shown in Fig. 3-1, where VW and VS denotes the well and source 
terminal voltage, respectively, and VG is the gate pulse fluctuating from VSS to VDD. IP is 
the average current resulting from the interface trap charge and II is the injection current 
due to the gate pulse. 
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Fig. 3-1. MOSFET transistor and gate pulse 
 
The accumulation condition is:  
 
 W DD FBV V V< −  (3-1) 
 
The inversion condition is: 
 
 S SS TV V V> −  (3-2) 
 
In case the gate pulse VG and external bias voltages VW and VS satisfy Equ. 3-1 
and 3-2, the charge transferred from the source to the well terminal by a pump device in 
one cycle is approximately given by [9]: 
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 P itQ q N A= ⋅ ⋅  (3-3) 
 
where q = 1.6×10-19 [C] is the absolute value of the electron charge, A is the gate area of 
the pump, and Nit [m-2] is the spatial density of the traps participating in charge pumping. 
Therefore the average current can be given by: 
 
 P itI q N A f= ⋅ ⋅ ⋅  (3-4) 
 
where f is the frequency of the gate excitation pulse. IP is quite controllable current 
component using both the gate pulse frequency and MOSFET transistor size, whereas 
there is one more current component in Fig. 3-1. Some of the mobile holes, which are 
colleted in the inversion phase, release and flow into the substrate instead of the source 
terminal during the upward transition of the gate pulse. The injection current, II, means 
the averaged charge flowing from the source to substrate [8]. 
 
3.2 Cascoded complementary ITCP current generator 
 
A single PMOS pump shown in Fig. 3-1 is the simplest structure to transfer the 
charge from the source to well terminal, but the pulse feedthrough problem and the well 
terminal bias difficulty prevent a single PMOS pump from being used in the integrated 
circuits. All these shortcomings can be improved using a cascoded complementary pump 
structure shown in Fig. 3-2. 
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Fig. 3-2. Cascoded complementary ITCP current generator 
 
The parallel pump devices denoted by M1 and M2 have the same size and 
operate with complementary gate excitation. The gate pulse feedthrough is considerably 
reduced by mobile charge sharing between the two pumps, and the well bias voltage of 
two pump devices is automatically set by the external bias VB, which is outside of the 
current path [8]. Based on the cascoded complementary structure, a 10 nA ITCP current 
generator is designed. The cascoded transistor M3 plays an important role in setting the 
well terminal voltage, but its size has little effect on the charge pump mechanism. Thus, 
its size is selected to be the same as the charge pump transistors, M1 and M2. The design 
parameters are shown in Table 3-1. 
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Table 3-1. 10 nA cascoded complementary current source design parameters 
Parameter Value 
Q 1.6×10-19 C 
Nit 1.85×10-13 m-2 
WM1, M2, M3 21 µm 
LM1, M2, M3 14.25 µm 
fVG1, VG2 6.4 MHz 
 
Fig. 3-3 shows the simulation results in time domain. 
 
 
Fig. 3-3. Complementary gate pulses (VG1, VG2) and output current (IOUT)  
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The charge pump current, IP, is the average current within one gate pulse time 
and the average current can be calculated by: 
 
 _ (61.42 ) 12.63 9.94
_ (78.1 )P G
T ITCP nsI nA nA
T V ns
= × =  (3-5) 
 
Since the same size transistors result in the same channel charge and parasitic 
capacitance, a pair of the adjacent negative and positive current peaking cancels the 
pulse feedthrough effect. As the result, 12.63 nA current in Fig. 3-3 shows little variation 
in its absolute value during every gate pulses.  
One more thing, which should be mentioned before proceeding to Chapter IV, is 
the simulation setup used.  Interface trap charge is modeled by an additional circuit 
block designed using AHDL (Analog Hardware Description Language). Two such 
blocks are connected between the well and source terminals of M1 and M2 in Fig. 3-2. 
Generating one current pulse flowing from the source to well terminal during one gate 
pulse cycle, the AHDL block can emulate the charge transfer trapped by the interface 
region between Si-SiO2. The code description for the ideal block is presented in the 
appendix. 
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CHAPTER IV 
 
FREQUENCY SYNTHESIZER BUILDING BLOCKS 
3  
4.1 Phase-frequency detector 
 
A phase-frequency detector (PFD) is a block which can detect a phase difference 
as well as a frequency difference between a reference signal and a feedback signal 
coming from the divider. A general tri-state phase-frequency detector is shown in Fig. 4-
1 [14]. 
 
 
Fig. 4-1. Phase-frequency detector 
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The functionality of a PFD is depicted in Fig. 4-2 by its state diagram. When the 
rising edge of the reference signal leads that of the feedback signal, the output state of 
the PFD is: UP=1 and DOWN=0. The UP control signal triggers the charge pump to 
increase the VCO control voltage, which increases the VCO output frequency. When the 
rising edge of the reference signal lags that of the feedback signal, the output state of the 
PFD is: UP=0 and DOWN=1. The DOWN control signal triggers the charge pump to 
decrease the VCO control voltage, which decreases the VCO output frequency. The final 
state is the hold state when both UP and DOWN fall to the logic zero. In this case, the 
VCO control voltage remains unchanged as does the VCO output frequency. 
 
 
Fig. 4-2. Tri-state diagram of the PFD 
 
In theory, there may be one more state when both UP and DOWN are logic high. 
The additional 4th state is hidden and not shown in Fig. 4-2 because it happens due to the 
delay time of the AND gate. The RESET signal is generated by the AND gate in the 
PFD’s own feedback loop when both UP and DOWN are logic high, so the time duration 
of the hidden 4th state will be controlled by the transition delay of the AND gate. In 
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general, a delay element is inserted between the AND gate and RESET input of the D 
flip-flops in order to control the time duration of the hidden 4th state.  
A delay element for controlling the 4th state is very important to correct the dead-
zone problem. In case the phase difference between the reference and feedback signal is 
below a certain value, the UP and DOWN control signals can not reach their logic high 
level without a delay element due to the finite rising and falling speed, failing to turn on 
the charge pump [15]. 
 
φ∆
Oφ
Oφ−
 
Fig. 4-3. Dead-zone problem in charge pump circuit 
 
The dead-zone allows the VCO to accumulate a random phase error of as much 
as Oφ  with respect to the input without any feedback signal as shown in Fig. 4-3. The 
dead-zone problem will be handled again with the charge pump structure in Section 4.2. 
5  
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4.2 Charge pump 
 
The charge pump (CP) has the function of converting the phase or frequency 
error generated by the phase-frequency detector (PFD) into an electric charge which 
increases or decreases the control voltage at the output of the loop filter (LF). The 
combined gain of the PFD, CP, and LF can be roughly expressed by the aspect ratio of 
PI /2πsC . Therefore a small charge pump current reduces the capacitance size without 
sacrificing the total gain. A typical single ended CP structure with a capacitance load is 
shown in Fig. 4-4. 
 
 
Fig. 4-4. Charge pump with a capacitor 
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The UP and DOWN control signal are the outputs of the PFD and the VCTRL is 
the input of the voltage controlled oscillator (VCO) in Fig. 4-4. Two 10 nA interface trap 
charge pump (ITCP) current generators will replace the sink and source current. In the 
ITCP structure, the sink current and source current are based on IP and IS, respectively, in 
Fig. 4-5.  
 
 
Fig. 4-5. ITCP sink and source current 
 
Unfortunately, the ITCP sink current is difficult to control precisely because of 
the existence of the substrate injection current II which flows from the source terminal to 
the substrate. Thus, different current source configurations are used for the sink and 
source currents in the charge pump block. 
The source current configuration consists of a cascoded complementary ITCP 
current generator and an extra cascode transistor at the output as shown in Fig. 4-6. 
Since the source current configuration and the sink configuration are different, transistor 
M4 will be used to reduce the mismatch between the two different structures. 
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Fig. 4-6. Source current configuration 
 
The sink current configuration can be built with the help of a current mirror. The 
ITCP current generator makes only a source current, but the current mirror will convert 
it to a sink current in Fig. 4-7. 
 
 
Fig. 4-7. Sink current configuration 
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A simple current mirror structure can not be used due to its slow switching speed, 
so an extra current mirror is inserted. The extra current mirror consisting of M3, M4, M5 
and IREF will increase the switching speed of the main current mirror consisting of M1 
and M2. 
An interface block is required in order to control two ITCPs in the charge pump 
with two PFD outputs. This block will supply ITCPs with the complementary gate 
pulses only when either the UP or the DOWN control signal is activated. The generation 
of complementary gate pulses will be explained in Section 4.5. Fig. 4-8 shows the 
interface block between the PFD and ITCP current generator in the source current 
configuration of the CP. Since the outputs of the PFD can be easily expanded to four 
different control signals, UP, DOWN, and their complementary signals which are UP  
and DOWN , the interface block uses the UP  for the source part and DOWN  for the 
sink part instead of the UP and DOWN. 
 
UP
Pulse
Pulse
 
Fig. 4-8. Interface block between PFD and ITCP in the source current 
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The interface block shown in Fig. 4-8 has the ability to supply the ITCP circuit 
with the complementary gate pulses only when the UP  signal is activated, which means 
that the charge pump flows the charging current into the loop filter when the UP is logic 
high. The same interface block is used for the ITCP in the sink current configuration 
with the DOWN  control signal. 
The fact that the sink and source current configurations are different results in the 
current mismatch problems. Thus, a delay element in the PFD can deteriorate the ripple 
on the VCTRL due to the current mismatch by increasing time duration when both the sink 
and source current to be turned on. Moreover, at least one or two gate pulse time is 
required for the delay element in the PFD, so such a delay element will consume 
unacceptable silicon area in the integrated circuit. For example, in case the delay element 
is built using passive elements, the required RC time constant is about 300 ns. The 
reasonable R and C value for a 300 ns time constant will be 10 KΩ  and 30 pF, 
respectively. Such large passive elements will offset the silicon area saved by using the 
ITCP current generators. 
The PFD in the presented frequency synthesizer does not have any extra delay 
element, so the delay is just the AND gate transition time which is much smaller than 
that of the ITCP gate pulse. As a result, the VCO control voltage will show random 
variations resulting from the dead-zone of the PFD so that the VCO output frequency 
will suffer from random phase variations (jitter). Fine tuning both the CP and PFD 
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brings the VCO jitter within an acceptable range. The jitter problem will be explained in 
detail in Chapter V with the entire PLL simulation results. 
 
4.3 Loop filter with active resistor 
 
The loop filter (LF) plays an important role in not only guaranteeing the feedback 
stability condition by inserting a left half plane zero, but also in smoothing the VCO 
control voltage by suppressing high frequency components. Series combination of a 
capacitor (for converting the charge pump current into the voltage output) and a resistor 
(for compensating the phase margin) can build the simplest loop filter, but usually an 
additional parallel capacitance is connected to reduce the control voltage ripple. Higher 
order filters are better for the spectral purity of the VCO output frequency, but worse for 
the stability of the feedback loop. The second order loop filter is shown in Fig. 4-9. 
 
 
Fig. 4-9. Second order loop filter 
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IP denotes the output current of the charge pump, VCTRL is the VCO control 
voltage, and the passive component values are C1 = 12.5 pF, C2 = 0.5 pF, R1 = 22 MΩ in 
Fig. 4-9. The small capacitance, which is totally 13 pF, is enough for the loop filter due 
to the interface trap charge pump (ITCP) current generator which supplies IP of 10 nA. 
Although the capacitance is reduced by the ITCP, the large resistance, which is required 
in order not to change the zero frequency, raises another problem for the on-chip 
integration. 
An active resistor using an operational transconductance amplifier (OTA) with 
unity gain feedback configuration is used to solve the problem of realizing a large 
resistance. The equivalent resistance is inversely proportional to the transconductance 
(Gm) of the OTA in Fig. 4-10. An ITCP current generator is used as a tail current source 
of the OTA to obtain a small Gm. 
 
m
1
G
 
Fig. 4-10. Active resistor realized by an OTA 
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Fig. 4-11. Small Gm OTA with unity gain feedback configuration 
 
The tail current supplied by the ITCP is too small to keep any transistor in the 
strong inversion, so it is a reasonable assumption that all the MOSFETs operate in the 
deep-subthreshold condition with nano-ampere bias currents. The transconductance 
expression under the deep-subthreshold is [9]: 
 
 2.3
4
P
m
IG
S
≅  (4-1) 
 
where S is called subthreshold-swing and defined by [16]: 
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⎛ ⎞≅ +⎜ ⎟⎝ ⎠
 (4-2) 
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where /OX OX OXC Tε=  is the capacitance of the gate oxide and /t S tC xε=  is the 
capacitance of the surface depletion region. 
 
Small signal transfer function of the active resistor is: 
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where CP is the parasitic capacitance at the gate of M4 in Fig. 4-11. The three corner 
frequencies of Req(s) are: 
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Usually 2Pω  is located at a higher frequency than both 1Pω  and 1Zω  because 4mg  
is very small. Therefore the condition that the zero frequency of the active resistor 
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should be located at a higher frequency than the unity gain frequency of the PLL, is 
enough for the active resistor design in order not to affect the PLL characteristics. 
 
21.83 MΩ
23 MΩ
26.7 MΩ
 
Fig. 4-12. Active resistor frequency response 
 
Fig. 4-12 shows the frequency response of the active resistor. The 5 % variation 
of the equivalent resistance happens at 134 KHz, which is about twenty five times larger 
frequency than the unity gain frequency. Thus, the deviation of the equivalent resistance 
in the frequency response from its designed value of 22 MΩ can be negligible. Even 
though the active resistor shows little variation in the small signal response, its 
equivalent resistance can vary in the large signal response. I-V plot is shown in Fig. 4-13, 
and its derivation, which means the equivalent resistance, is shown in Fig. 4-14. 
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Unity Gain Feedback OTA, I-V Characteristic
 
Fig. 4-13. Active resistor I-V plot 
 
21.83 MΩ
 
Fig. 4-14. Equivalent resistance variation 
 
Fig. 4-12 and Fig. 4-13 show that the equivalent resistance depends on the 
voltage level at the OTA output. The variation of the equivalent resistance will not be 
problematic in steady state because the capacitance C1 will work as a DC block so that 
the output node of the active resistor will be isolated from the VCO control voltage. 
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However, the increased resistance will push the poles and zero to lower frequencies than 
those of steady state, so the resistance variation will reduce the phase margin and result 
in a less stable system during a large transition. In Chapter V, the variation effect of the 
equivalent resistance will be shown in detail with the closed loop PLL simulation.  
Fig. 4-15 compares the required areas between the active and passive resistor in 
the integrated circuit. A 22 MΩ passive resistor, which is made up with the 2nd poly 
layer, needs about 550 times larger silicon area than active resistor. 
 
 
Fig. 4-15. Passive resistor vs. active resistor in realizing 22 MΩ  
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4.4 Voltage controlled oscillator 
 
An oscillator is a physical building block that has the ability to generate a 
sinusoidal or a periodic pulse signal at a fixed frequency. However, a voltage controlled 
oscillator (VCO) has an additional input that can change the VCO output frequency. 
 
+
+
+
+
+
+
+
+
Delay Cell Delay Cell Delay Cell Delay Cell
VCTRL
 
Fig. 4-16. 4 stage ring voltage controlled oscillator implementation 
 
The differential implementation can utilize an even number of stages where one 
stage is configured as non-inverting. A 4 stage ring VCO is shown in Fig. 4-16 and the 
delay cell is shown in Fig. 4-17. The control voltage will change the tail current, as well 
as the output resistance, which is controlled by the transconductance of M3 or M4 in Fig. 
4-17. The variation of the output resistance changes the time constant at the output, so 
the oscillation frequency varies 
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Fig. 4-17. Delay cell 
 
Since the frequency tuning of the delay cell is based on the active devices, the 
relationship between the control voltage and VCO output frequency is not linear as 
shown in Fig. 4-18. 
 
 
Fig. 4-18. Frequency and VCO gain variation with control voltage 
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Since the VCO output frequency variation does not change linearly with the 
control voltage, the VCO gain, KVCO, is not constant. However, the VCO gain variation 
will not be critical because only the small portion of the control voltage will be used and 
a high enough phase margin of the open loop PLL can guarantee the stability condition 
regardless of the VCO gain variation within the selected control voltage range. The VCO 
characteristics are summarized in Table 4-1. 
 
Table 4-1. VCO characteristics 
VCTRL fVCO KVCO 
1 V 570 MHz 970 MHz/V 
1.05 V 600 MHz 670 MHz/V 
 
In the presented frequency synthesizer, a 30 MHz VCO output frequency 
variation, which corresponds to the total of 300 frequency steps in case of the 100 KHz 
reference frequency, is selected. The control voltage varies from 1 V to 1.05 V, resulting 
in the VCO frequency range from 570 MHz to 600 MHz. Including the divider ratio, the 
KVCO can be recalculated according to the PLL format shown in Fig. 2-2. When the 
VCO output frequency is 600 MHz: 
 
  970 / 170 /
570
100
VCO
MAX
K MHz V KHz V
M MHz
KHz
⎛ ⎞ = =⎜ ⎟ ⎛ ⎞⎝ ⎠ ⎜ ⎟⎝ ⎠
 
(4-7) 
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If the VCO output frequency is 570 MHz: 
 
  670 / 112 /
600
100
VCO
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K MHz V KHz V
M MHz
KHz
⎛ ⎞ = =⎜ ⎟ ⎛ ⎞⎝ ⎠ ⎜ ⎟⎝ ⎠
 
(4-8) 
 
So the average KVCO/M is 140 KHz/V and KVCO/M variation is about ±20%. 
 
4.5 Divider 
 
A divider in the feedback path enables the PFD to compare the reference 
frequency with the divided VCO output frequency. A typical integer-N programmable 
divider, called pulse swallow divider, is shown in Fig. 4-19 [10]. The pulse swallow 
divider can change its divider ratio according to the external channel selection input. 
 
OUTfINf
 
Fig. 4-19. Pulse swallow divider 
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When the program counter resets the swallow counter, the prescaler divides the 
frequency of the incoming signal by N+1 until the swallow counter finishes counting 
and activates the modulus control signal. When the modulus control signal is activated, 
the prescaler changes its divider ratio from N+1 to N until the program counter finishes 
counting and generates a reset signal. Therefore the divider output frequency is 
expressed by: 
 
 
( )INOUT
ff
PN S
= +  (4-9) 
 
where P and S are the counting numbers of the program and swallow counter, 
respectively. Since the minimum change of S is one, the frequency step corresponds to 
the reference frequency of the PFD. 
The speed of both the prescaler and digital counters is important in determining S, 
P, and N in Equ. 4-19. Since the maximum speed of the prescaler is usually slower than 
that of the VCO in the given technology, the prescaler limits the maximum frequency 
beyond which the frequency synthesizer can lose its tracking ability. On the other hand, 
the speed of the digital counters put a limit in the total number of frequencies which the 
frequency synthesizer can generate. Depending on the speed of the digital circuits, the 
counting number P has the maximum values, and limits the maximum number of S by: 
 
 P S≥  (4-10) 
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The VCO output frequency is about 600 MHz and the reference frequency is 100 
KHz. The frequency range of the presented frequency synthesizer is 30 MHz. As the 
result, a 9 bit swallow counter and a 10 bit program counter are selected. The maximum 
speed of the 10 bits program counter is less than 200 MHz, so an 8/9 prescaler is chosen 
for connecting the VCO frequency to the digital counters. The selected counting 
numbers, which are required for the target frequencies, are shown in Table 4-2. 
 
Table 4-2. Divider design number 
VCO fOUT P S 
570 MHz 700 (1 010 111 100) 100 (001 100 100) 
600 MHz 700 (1 010 111 100) 400 (110 010 000) 
 
4.5.1 Prescaler 
 
A dual modulus prescaler is a high frequency divider that can change the divider 
ratio between N and N+1. Current mode logic (CML) technique is used in the prescaler 
design to follow the maximum speed in the given technology, but it should be optimized 
for low power consumption. Fig. 4-20 shows the 8/9 prescaler building block, which 
consists of a synchronous divide-by-2/3 circuit and two asynchronous divide-by-2 
circuits. 
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Fig. 4-20. 8/9 prescaler building block 
 
According to the modulus control (MC) input, the 8/9 prescaler changes its 
divider ratio. The divider ratio will be 8 when the MC is logic high, and it will be 9 
when the MC is low. A synchronous divide-by-2/3 circuit shown in Fig. 4-20 is designed 
using two CML DFFs and two CML NOR gates. 
 
Q Q
 
Fig. 4-21. Synchronous divide-by-2/3 circuit 
 
The divide-by-2/3 circuit in Fig. 4-21 uses a symmetrical structure so that the 
loading effect at each FF output is minimized. Both FF2 and FF1 are loaded by one NOR 
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gate in Fig. 4-21. Even if the following output buffer will be connected to the output, the 
reduction of the FF2 load capacitance helps to increase the maximum operating speed by 
approximately 40 % [17]. When MC1 is logic high, FF2 is disabled and the input CLK is 
divided by two. When the MC1 is set to low, FF2 is enabled and the CLK is divided by 
three. The simulation plot is shown in Fig. 4-22. 
 
 
Fig. 4-22. Simulation of the divide-by-2/3 circuit  
 
Another advantage coming from the divide-by-2/3 circuit is the simple structure 
because a CML NOR gate can be easily merged into an input differential pair of the 
CML DFF. The combinational CML of a NOR and a DFF is realized as depicted in Fig. 
4-22, where VR is the bias voltage which has the mid-point level of the two differential 
input swings, VA and VB. 
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Fig. 4-23. Combinational CML of NOR and DFF 
 
Designing the transistor sizes of the CML DFF is critical in a low voltage 
application because three transistors and one resistor are in series from VDD to ground as 
shown in Fig. 4-23, so each transistor size should be carefully designed in a low voltage 
application. Even if a large tail current increases the switching speed, the large size also 
increases the parasitic capacitance at the output so that the overall speed decreases. On 
the other hand, a small size requires a large VDSsat which can result in biasing problems. 
Usually latch differential pair can be designed with a smaller size than that of the input 
differential pair.  
A divide-by-2 circuit in Fig. 4-20 consists of a DFF as shown in Fig. 4-24, which 
includes two CML D latches. The circuit diagram of the CML D latch is shown in Fig. 
4-25. 
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Q Q
 
Fig. 4-24. Divide-by-2 circuit 
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Fig. 4-25. CML D latch 
 
Fig. 4-26 shows the 8/9 prescaler (see Fig. 4-20) simulation result when the 
modulus control (MC) signal is high. The MC signal is provided by the digital swallow 
counter. When the MC is high, the divide-by-2/3 does not change its divider ratio 
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because the high value of the MC signal forces MC1 of divide-by-2/3 to be high. 
Therefore the prescaler works like a divide-by-8 circuit.  
 
VCO Output
, in case MC=1% 2Output of
, in case MC=1% 8Output of Prescaler,
, in case MC=1% 2/3Output of
(MC1), in case MC=1% 2/3Modulus Control of
 
Fig. 4-26. 8/9 prescaler simulation when MC=1 
 
Fig. 4-27 shows the 8/9 prescaler simulation result when the MC signal is low. 
Since MC is low, the divide-by-2/3 circuit can change its divider ratio depending on the 
level of MC1. The prescaler divides the input signal by two when MC1 is high. Among 
the 4 cycles of the divide-by-2/3 outputs in Fig. 4-26, the first 3 outputs are the results of 
the divide-by-2 operation and the last one cycle of the outputs is the result of the divide-
by-3 operation. Thus, one cycle of the prescaler contains 9 cycles of the input signal. 
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Fig. 4-27. 8/9 prescaler simulation when MC=0 
 
The prescaler output is still an analog signal, so it can not drive directly the 
digital counters. In order to feed its output to digital counters, a comparator is needed. A 
single ended operational transconductance amplifier (OTA) structure is used as a 
comparator as shown in Fig. 4-28, where two inputs of Q and Q  are the complementary 
signals coming from the prescaler, and OUT is the digital pulse which will be fed to both 
the program and swallow counters. 
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Fig. 4-28. Single ended OTA 
 
 Fig. 4-29 shows the VCO output and the output pulse of the combined circuit of 
the 8/9 prescaler and single ended OTA. The combined circuit of the prescaler and single 
ended OTA divides the VCO output by 8 or 9 depending on the MC. 
 
9 VCO Output Pulses
, in case MC=1% 8Output of Prescaler,
, in case MC=0% 9Output of Prescaler,
8 VCO Output Pulses
 
Fig. 4-29. Simulation of the 8/9 prescaler with the single ended OTA 
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4.5.2 Digital counters 
 
The unit block of the digital counter is a divide-by-2 circuit shown in Fig. 4-24. 
However, the input frequency is low so that the D latches in Fig. 4-24 can be replaced by 
the conventional digital circuits. The program counter has 10 bits, so 10 DFFs are used 
in series. The swallow counter has 9 bits. 
Based on the experimental results in [8], the maximum frequency, up to which an 
ITCP current can sustain its linearity with the gate pulse frequency, is almost 10 MHz in 
the AMIS 0.5 µm CMOS technology. Since the output frequency of the divider is 
exactly the same as the reference frequency in steady state and the reference frequency is 
100 KHz, the input frequency of the sixth DFF from the output of the program counter is 
6.4 MHz in steady state. This clock signal can be used as the gate pulse frequency for the 
ITCPs in both the charge pump and the active resistor in the loop filter. The DFF has 
two outputs Q and Q  so that the complementary gate pulses for the ITCP can be 
extracted easily.  
Any direct connection from one of the internal nodes of the program counter to 
the ITCPs results in a loading effect, so additional DFF is inserted for the 
complementary gate pulses without significant delay in the main signal path of the 
program counter as shown in Fig. 4-30. Totally four 6.4 MHz gate pulses are extracted 
from the program counter. One pair of the extracted complementary pulses is used for 
the ITCPs in the charge pump and the other is used for the ITCP in the active resistor. 
 
 47 
 
Fig. 4-30. Complementary gate pulses extraction from program counter 
 
 Fig. 4-31 shows the simulation plot of the program counter output and two high 
frequency pulses for the ITCP with 100 MHz input. 
 
 
Fig. 4-31. Simulation of the program counter 
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Even though the frequency of both VG1 and VG2 will settle to 6.4 MHz at steady 
state, it shows some variation during the transient response time according to the VCO 
frequency variation. Since the frequency synthesizer has a 30 MHz output frequency 
range, the frequency variation of both VG1 and VG2 are approximately 320 KHz, which 
results in about 5 % IP variation in the ITCP of the charge pump. 
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CHAPTER V 
 
COMPACT FREQUENCY SYNTHESIZER 
 
5.1 ITCP current test 
 
A preliminary chip for testing the ITCP current generator was fabricated using 
AMIS 0.5 µm double-poly three-metal (2P3M) CMOS technology in February, 2003. 
 
 
Fig. 5-1. Microphotograph of the preliminary chip 
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Even if the interface trap charge pump (ITCP) current and their applications such 
as a tunable low pass and band pass filter were tested and characterized in [8]-[9], the 
preliminary chip shown in Fig. 5-1 was designed for testing the switching capability and 
controllability of a nano-ampere level current in a digital environment. It included an 
operational transconductance amplifier (OTA) type current steering circuit as shown in 
Fig. 5-2. 
 
 
(a) OTA with the loop filter  (b) Active resistor in a cascode type 
Fig. 5-2. Test circuit diagram 
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Since the pulse feedthrough effects can be serious enough to overwhelm a small 
ITCP current, any switching transistor can not be directly inserted in the current path. 
Thus, the OTA type current steering circuit is used for charging or discharging the load. 
In Fig. 5-2, in case the input is high, the PMOS transistor M4 is turned off so that all the 
transistors except M5 and M7 are turned off, and the ITCP current charges the load. In 
case the input is low, the current mirror consisting of M8, M9, M10, and M11 extracts 
the charge from the load. 
 
 
Fig. 5-3. Test result with fIN=1 KHz 
 
The test result in Fig. 5-3 shows the overlapped picture of the input and output. 
Since the ITCP current can not be simulated properly in the transistor level, the test 
result in Fig. 5-3 is useful to show the existence of the ITCP current. 
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5.2 Simulation results of the presented frequency synthesizer 
 
All of the building blocks are incorporated in the frequency synthesizer. The 
VCO and divider are high speed parts based on the VCO output frequency, whereas the 
other blocks are based on low speed parts based on the loop bandwidth. As a result, the 
settling time depends on the loop bandwidth as shown in Equ. 2-2 and 2-3, but the 
required simulation time step should be determined by the VCO oscillation frequency.  
Since it is almost impossible to simulate the whole frequency synthesizer due to 
the limitation on the memory space as well as the simulation time, the following 
simulation results are based on the PLL setup. All the high speed blocks were simulated 
and checked together in Chapter IV. Thus, the proper operation of the frequency 
synthesizer can be guaranteed if the stability condition of the PLL is satisfied under the 
maximum and minimum gain variations of the VCO and divider.  
The step response of the control voltage is shown in Fig. 5-4. Since the control 
voltage directly changes the frequency of the VCO, the straight line of the control 
voltage after the initial transition time means that the loop has entered the phase locked 
condition. The initial condition of the control voltage is 1 V, and the final value in steady 
state is 1.028 V in Fig. 5-4, at which the combined gain of the VCO and the divider 
shows the average value of 140 KHz/V. 
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Fig. 5-4. Step response of the control voltage 
 
Fig. 5-5 compares the responses between the ideal and presented frequency 
synthesizer case.  
 
Ideal case
Presented Synthezier
Distorted Response
 
Fig. 5-5. Ideal PLL vs. presented frequency synthesizer 
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The output node of the active resistor is connected to the control voltage node 
through the capacitance C1 in the loop filter. Thus, C1 will separate the output node of 
the active resistor from the control voltage node in steady state, whereas any change of 
the control voltage node modulates the output node of the active resistor through the C1. 
Due to the fluctuation of the output node voltage as shown in Fig. 5-6, the equivalent 
resistance of the active resistor varies and results in the distorted response in the 
presented frequency synthesizer, comparing with the ideal case as shown in Fig. 5-5. 
 
 
Fig. 5-6. Transient response of the output node voltage of the active resistor 
 
In steady state, the control voltage contains the two non-ideal signals. One is the 
low frequency ripple due to the PFD dead-zone problem and the other is the high 
frequency ripple due to the active resistor. Fig. 5-7 shows the zoomed-in plot of the 
control voltage response which shows both high and low frequency ripples. 
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Fig. 5-7. Zoomed-in plot of the control voltage in steady state 
 
The settling time is about 1.2 ms at which 100 KHz correction signal disappears 
and random variations become dominant in Fig. 5-7. The correction signal frequency is 
the output of the PFD, so it is exactly the same as the reference frequency, 100 KHz. 
After the phase difference between the reference and feedback signal is below a certain 
value, a low frequency ripple appears because of the dead-zone problem. Since the low 
frequency ripple is random, its frequency and amplitude are difficult to predict. Fig. 5-8 
shows the zoomed-in plot of the low frequency random signal on the control voltage. 
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Fig. 5-8. Low frequency ripple on the control voltage 
 
Considering the random variation of the low frequency ripple as an uncorrelated 
PFD noise source, the mathematical model can be constructed as shown in Fig. 5-9. 
 
+
−0INΦ = OUTΦPI ( )F s
VCOK
s
PFDΦ
++ + +
1
M
1
2π
 
Fig. 5-9. Linear model for the low frequency ripple 
 
The main effect of the low frequency ripple is the phase variation at the VCO 
output. The transfer function from the Φ PFD to Φ OUT is: 
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The low pass nature of the above transfer function indicates that any slow 
frequency jitter components will directly modulate the VCO output phase but the fast 
random variations will be suppressed. Fig. 5-10 shows the magnitude response in which 
the DC gain is about 91.5 dB and the -3dB frequency is 5.43 KHz. 
 
 
Fig. 5-10. Magnitude response of the low frequency ripple 
 
Based on the magnitude response in Fig. 5-10 and the narrow band FM 
modulation theory [18], the expected VCO output frequency variation due to the low 
frequency ripple on the control voltage is shown in Fig. 5-11.  
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Fig. 5-11. Effect of the low frequency ripple in the frequency domain 
 
Another non-ideal signal overlapped on the control voltage in Fig. 5-7 is the high 
frequency ripple, and its zoomed-in plot is shown in Fig. 5-12. 
 
 
Fig. 5-12. Zoomed-in plot of the high frequency ripple 
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The active resistor consists of an OTA in unity gain feedback configuration. To 
reduce the transconductance of the OTA, an ITCP current generator is used as a tail 
current source. Since the active resistor is a continuous time block, two complementary 
pulses from the program counter always stimulate the ITCP, and the pulse feedthrough 
affect the output node through the C1. The high frequency ripple on the control voltage 
with the complementary gate pulses are shown in Fig. 5-13. 
 
µs µV
 
Fig. 5-13. Pulse feedthrough resulting from the active resistor 
 
The peaking shown in Fig. 5-13 can be divided in two parts. The down-direction 
peaking occurs when the gate pulse starts to fall from VDD because the strongly 
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accumulated electrons are pushed from the channel to the well terminal. On the other 
hand, the up-direction peaking occurs when the gate pulse rises from ground because the 
electrons are extracted from the well terminal. Small mismatch in the rising and falling 
time between the two complementary pulses results in the pulse feedthrough so that the 
periodic high frequency ripple on the control voltage exits in steady state as shown in 
Fig. 5-13.  
One more interesting observation is that the frequency of the peaking becomes 
twice that of the gate pulses because every overlap between the rising and falling 
transition happens twice within one gate pulse cycle. Since the high frequency ripple 
resulting from the active resistor is periodic, the frequency spur will be shown in the 
frequency spectrum at 12.8 MHz away from the center frequency. The power level of 
the frequency spur can be also predicted by: 
 
  
20 log 45
2
P VCO
SPUR
V K dBcω
⎛ ⎞⋅⋅ = −⎜ ⎟⋅⎝ ⎠
 (5-2) 
 
Equ. 5-3 indicates that the power of the frequency spur is about 45dB below the 
center frequency. Moreover, the spur is located 12.8 MHz away from the center 
frequency, so it can be suppressed more by an additional filter. Fig. 5-14 shows the 
expected frequency spectrum of the VCO output in steady state. 
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Fig. 5-14. Effect of the high frequency ripple in the frequency domain 
 
Even though the combined gain of the VCO and divider is almost constant after 
the PLL has settled, the variation of the VCO gain can make the system less stable 
during the initial transition. The transient responses using the maximum and minimum 
values of the combined gain of the VCO and divider are shown in Fig. 5-15 and 5-16. 
 
 
Fig. 5-15. Settling response of the maximum (KVCO/M)MAX, 170 KHz/V case 
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Fig. 5-16. Settling response of the minimum (KVCO/M)MIN, 110 KHz/V case 
 
As derived in Section 4.2, the (KVCO/M)MAX is about 170 KHz/V when the 
control voltage is 1 V and the (KVCO/M)MIN is about 110 KHz/V when the control 
voltage is 1.05 V. The total variation is about ±20% from the design value of 140 
KHz/V. As shown in Fig. 5-15 and 5-16, the PLL shows a stable step response under the 
conditions of both the maximum and minimum values because the phase response was 
designed with a sufficient margin of the stability. 
Fig. 5-17 shows the control voltage response of the extreme case, in which the 
variation of the frequency steps is maximized. The control voltage changes from the 
minimum value of 1 V to the maximum value of 1.05 V, which corresponds to the VCO 
frequency from 570 MHz to 600 MHz. 
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Fig. 5-17. Maximum frequency switching simulation 
 
Total current consumption of the presented frequency synthesizer is 8.9 mA 
where 3 V single power supply is used. The fast building blocks, which include the VCO, 
VCO buffer, and prescaler, consume more than 90 % of the total power consumption. 
The current consumptions for each part are summarized in Table 5-1. 
  
Table 5-1. Current consumption summary 
Block Current Consumption Percentage 
VCO 3.7 mA 41.6 % 
Prescaler 3.1 mA 34.8 % 
VCO Buffer 1.3 mA 14.6 % 
LF Buffer 0.1 mA 1.1 % 
PFD, CP, LF, Counters 0.7 mA 7.9 % 
Total 8.9 mA 100 % 
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Total layout including pads is shown in Fig. 5-18, in which two frequency 
synthesizers are included and the bottom block is for the presented frequency synthesizer. 
The total layout size of the presented frequency synthesizer is about 0.3 mm2 (0.8 mm × 
0.38 mm) excluding the pads. 
 
 
Fig. 5-18. Layout of the presented frequency synthesizer including pads 
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Table 5-2. Area consumption summary 
Block Silicon Area Percentage 
Program counter 0.059 mm2 19.6 % 
Swallow counter 0.052 mm2 17.4 % 
Capacitors in LF 0.040 mm2 13.3 % 
Prescaler 0.027 mm2 9.1 % 
VCO buffer 0.021 mm2 7.0 % 
VCO 0.012 mm2 4.0 % 
PFD and Interface block 0.008 mm2 2.7 % 
Charge pump 0.006 mm2 2.1 % 
Active resistor 0.005 mm2 1.7 % 
 
Since the capacitance is reduced by adopting the ITCP current generators, the 
digital counters become the biggest building blocks in the presented frequency 
synthesizer in Table 5-2. The 13 pF capacitance including both C1 and C2 occupied only 
0.04 mm2 which is 13.3 % of the total area. 
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Table 5-3 compares the presented frequency synthesizer with the state-of-art 
frequency synthesizers. The presented frequency synthesizer is the smallest one even 
though it used the AMIS 0.5 µm CMOS technology and the reference frequency is 100 
KHz. 
 
Table 5-3. Comparison 
Design 
Reference 
Frequency 
Frequency 
Range 
Total 
Area 
Total 
Power 
Used 
Technology 
Shu [19] 
Mar. 2004 
256 MHz 
2.4 – 
2.5 GHz 
3.7 mm2 49.5 mW 
0.35 µm 
CMOS 
Pellerano [20] 
Feb. 2004 
10 MHz 
5.14 – 
5.7 GHz 
0.6 mm2 33.8 mW 
0.25 µm 
CMOS 
Chen [21] 
Jan. 2004 
5 MHz 
3.74(1.87) – 
4.6(2.3) GHz 
3.5 mm2 80 mW 
0.35 µm 
CMOS 
Ahola [22] 
Jan. 2004 
13 MHz 
2 GHz 
Range 
2.2 mm2 22.6 mW 
0.35 µm 
CMOS 
This work 100 KHz 
570 – 
600 MHz 
0.3 mm2 26.7mW 
0.5 µm 
CMOS 
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CHAPTER VI 
 
CONCLUSIONS 
5 CONCLUSIONS 
A compact integer-N frequency synthesizer for the self calibration of RF circuits is 
presented. The main idea comes from the fact that a small charge pump current can 
reduce a passive capacitance without changing the loop gain. In order not to sacrifice 
other loop parameters, the resistance in the loop filter should be linearly increased as the 
capacitance decreases. The active resistor using an OTA is suggested. A small 
transconductance OTA is built with the help of a small tail current supplied by an ITCP 
current source.  
A critical drawback of incorporating the ITCP current generator into the frequency 
synthesizer is the asymmetry in the charge pump block. The source and sink current of 
the charge pump have different structures because of the discrepancy between IS and IP 
of the ITCP. Another disadvantage comes from the interface block between the ITCPs of 
the charge pump and PFD. Since any delay element is not inserted in the PFD due to the 
size and current mismatch problems, the VCO output suffers from the jitter problems. 
Finally, the layout of the presented frequency synthesizer shows that it requires only 
0.3 mm2 silicon area without any external components. Since the ITCP current makes 
small capacitance be enough for the loop filter, two digital counters become the largest 
blocks. The passive capacitance is 13 pF in total and occupies 13.3 % of the total silicon 
area. 
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APPENDIX 
 
AHDL CODE FOR THE INTERFACE-TRAP CHARGE 
4  
As presented in Chapter III, an AHDL block is used for emulating the interface-trap 
charge transfer from the source to well terminal. The following code is the description of 
the AHDL block. The originality of the following code comes from Dr. Ugur 
Cilingiroglu and Feyza Berber in the Analog and Mixed Signal Center in Texas A&M 
University. 
 
// Spectre AHDL for Interface-Trap Charge 
module trap_charge_pump(v_cco, iout,  vsrc) 
 (Nit,area,vtrans_high,vtrans_low,tdel,trise,tfall) 
node [V, I] v_cco, iout, vsrc; 
parameter real Nit=2e14 from [0:inf); 
parameter real area=3.33e-12 from [0:inf); 
parameter real vtrans_high = 1.8 from [0:inf); 
parameter real vtrans_low = 0.9 from [0:inf); 
parameter real tdel=0 from [0:inf); 
parameter real trise=1f from (0:inf); 
parameter real tfall=1f from (0:inf); 
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{  
 real iout_val; 
 parameter real q=0.16a; 
  real t1=0; 
 real pulse_width=1; 
 //real high_rising = 0; 
 //real low_rising = 0; 
 //real high_follows_low = 0; 
 analog { 
 if ($threshold(V(v_cco) - vtrans_low, +1)) { 
 //low_rising = 1; 
 //if (high_follows_low == 1){ 
  iout_val =(q*area*Nit)/pulse_width; 
 //high_follows_low = 0; 
 //} 
  t1=$time();       
 } 
 if ($threshold(V(v_cco) - vtrans_low, -1)) { 
 //low_rising = 0; 
 if(iout_val > 0){ 
 iout_val = 0; 
 } 
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 } 
 if ($threshold(V(v_cco) - vtrans_high, +1)) { 
 //if(low_rising == 1){ 
 //high_follows_low = 1; 
 //} 
 iout_val =0; 
  pulse_width= $time()-t1; 
 } 
 I(vsrc, iout) <- $transition(iout_val,tdel,trise,tfall); 
 } 
} 
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